Fabricante Electrónico |
No. de pieza |
Datasheet Date Size |
Descripción Electrónicos |
Rohs Pb Free Lifecycle |
Página de inicio |
NXP Semiconductors
|
SSTL16857
|
|
IC SSTL SERIES, POSITIVE EDGE TRIGGERED D LATCH, TRUE OUTPUT, PDSO48, FF/Latch
|
unknown unknown active |
|
SSTL16857DGG
|
|
IC SSTL SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48, PLASTIC, TSSOP-48, FF/Latch
|
compliant unknown obsolete |
|
SSTL16857DGG,512
|
|
SSTL16857DGG
|
obsolete |
|
SSTL16857DGG,518
|
|
SSTL16857DGG
|
obsolete |
|
SSTL16877DG
|
|
14-bit SSTL_2 registered driver with differential clock inputs - Application: DDR SDRAM register ; Hold time (CLK-DATA): 1.2 ns; Inputs: 14 x SSTL-2 ; Operating frequency: 200 MHz; Operating temperature: 0~+70 Cel; Other features: master reset ; Outputs:
|
unknown no active |
|
SSTL16877DGG
|
|
IC SSTL SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO48, 6.10 MM, PLASTIC, SOT-362-1, MO-153, TSSOP1-48, FF/Latch
|
compliant yes obsolete |
|
SSTL16877DGG,512
|
|
SSTL16877DGG
|
compliant
obsolete |
|
SSTL16877DGG,518
|
|
SSTL16877DGG
|
unknown
obsolete |
|
SSTL16877DGG-T
|
|
14-bit SSTL_2 registered driver with differential clock inputs - Application: DDR SDRAM register ; Hold time (CLK-DATA): 1.2 ns; Inputs: 14 x SSTL-2 ; Operating frequency: 200 MHz; Operating temperature: 0~+70 Cel; Other features: master reset ; Outputs:
|
compliant no active |
|